

1/10




FIG. 1




FIG. 2





FIG. 4

3/10




FIG. 5




FIG. 6

4/10




FIG. 7




FIG. 8

5/10




FIG. 9

6/10

DOUBLE POLISHED Si WAFER WITH THERMAL OXIDE AND LPCVD NITRIDE SUITABLE
FOR CREATING THROUGH THE WAFER ETCH HOLES



FIG. 10A

STRIP OFF NITRIDE AND OXIDE FROM FRONT OF WAFER, GROW THIN THERMAL
OXIDE AND BRIDGE DIELECTRIC (NITRIDE)



FIG. 10B

DEPOSIT AND PATTERN LOWER ELECTRODE, SUCH AS TiW/Au OR Cr/Au




FIG. 10C

7/10

DEPOSIT AND PATTERN LOWER ELECTRODE, SUCH AS TiW/Au OR Cr/Au




FIG. 10D

ETCH FROM BACKSIDE TO RELEASE DIAPHRAGMS




FIG. 10E

APPLY CATALYTIC PASTE BY "DOCTOR BLADING"




FIG. 10F

8/10

APPLY PEM LAYER SUCH AS BY SPINNING




FIG. 10G

PATTERN PEM LAYER




FIG. 10H

APPLY AND PATTERN UPPER ELECTRODE




FIG. 10I

9/10




FIG. 11




FIG. 12

10/10




FIG. 13